

AMENDMENTS TO THE CLAIMS

(IN FORMAT COMPLIANT WITH THE REVISED 37 CFR 1.121)

Please cancel claims 16 and 27 without prejudice.

1. (CURRENTLY AMENDED) An apparatus comprising:

a sampler circuit configured to generate a digital signal in response to a pre-amplified signal; and

a filter circuit configured to generate a track ID signal in response to said digital signal, wherein said filter circuit is configured (i) as a three-tap filter and (ii) to reject a DC offset error in said digital signal, wherein said track ID signal has a signal-to-noise ratio of at least 23.58 dB.

2. (PREVIOUSLY PRESENTED) The apparatus according to claim 1, wherein said filter circuit is further configured to implement each tap multiplication coefficients as an integer.

3. (ORIGINAL) The apparatus according to claim 1, wherein said filter circuit is configured to implement multiplication coefficients of one.

4. (ORIGINAL) The apparatus according to claim 1, wherein said filter circuit is immune to DC offsets and shifts from thermal asperities.

5. (ORIGINAL) The apparatus according to claim 1, wherein said filter circuit is further configured to attenuate high frequencies.

6. (ORIGINAL) The apparatus according to claim 5, wherein said filter circuit is configured to reject low frequencies.

7. (ORIGINAL) The apparatus according to claim 1, wherein said filter circuit is further configured to closely match said digital signal.

8. (PREVIOUSLY PRESENTED) The apparatus according to claim 1, wherein said sampler circuit comprises:

a voltage gain amplifier configured to receive said pre-amplified signal; and

a magneto-resistive head asymmetry correction circuit coupled to said voltage gain amplifier.

9. (PREVIOUSLY PRESENTED) The apparatus according to claim 1, wherein said filter circuit comprises:

a digital filter circuit configured to generate a filtered track ID signal; and

a position error signal (PES) filter configured to generate a filtered PES signal in response to said digital signal.

10. (ORIGINAL) The apparatus according to claim 1, further comprising:

a read channel circuit configured to generate a read data signal in response to said digital signal.

11. (PREVIOUSLY PRESENTED) The apparatus according to claim 1, wherein said filter circuit comprises:

a plurality of delay elements configured to delay said digital signal; and

5 a summation circuit configured to perform summation of said delayed digital signals and provide an output filtered signal.

12. (PREVIOUSLY PRESENTED) The apparatus according to claim 1, wherein said filter circuit comprises:

a first delay element configured to receive said digital signal and present a first delayed signal;

5 a second delay element configured to receive said first delayed signal and present a second delayed signal; and

a shift left circuit configured to receive said second delayed signal and present a shifted signal.

13. (PREVIOUSLY PRESENTED) The apparatus according to claim 1, wherein said filter circuit comprises a first and a second 4th order delay elements.

14. (ORIGINAL) The apparatus according to claim 1, wherein said track ID signal comprises a servo track ID signal.

15. (ORIGINAL) The apparatus according to claim 1, wherein said filter circuit comprises:

a servo track ID filter configured to generate said track ID signal in response to said digital signal.

16. (CANCELED)

17. (CURRENTLY AMENDED) A method for improved filter bi-phase servo demodulation, comprising the steps of:

(A) generating a digital signal in response to a pre-amplified signal;

5 (B) generating a track ID signal in response to three-tap filtering said digital signal; and

(C) rejecting a DC offset error in said digital signal, wherein said three-tap filtering comprises $1+D^4-2D^8$ filtering.

18. (PREVIOUSLY PRESENTED) The method according to claim 17, wherein all tap multiplication coefficients of said three-tap filtering comprise integers.

19. (PREVIOUSLY PRESENTED) The method according to claim 17, wherein step (B) further comprises the sub-steps of:

delaying said digital signal to generate a first delayed signal;

5 delaying said first delayed signal to generate a second delayed signal; and

 shifting said second delayed signal to generate a shifted signal.

20. (ORIGINAL) The method according to claim 17, wherein step (C) further comprises:

 attenuating high frequencies; and
 rejecting low frequencies.

21. (PREVIOUSLY PRESENTED) The apparatus according to claim 1, wherein said filter circuit is configured as a $1+D-2D^2$ filter.

22. (CURRENTLY AMENDED) The apparatus according to claim ~~1~~28, wherein said track ID signal has a signal-to-noise ratio of at least 23.58 dB.

23. (CURRENTLY AMENDED) The apparatus according to claim 8, wherein said sampler circuit further comprises:

 a continuous time filter coupled to said ~~magnetic-resistive~~ magneto-resistive asymmetry correction circuit;

5 an offset cancellation circuit coupled to said continuous time filter; and

an analog to digital conversion circuit configured to generate said digital signal and coupled to said offset cancellation circuit.

24. (PREVIOUSLY PRESENTED) The apparatus according to claim 9, wherein said filter circuit further comprises:

a track ID decoder configured to generate said track ID signal in response to said filtered track ID signal; and

5 a PES demodulator configured to generate a PES signal in response to said filtered PES signal.

25. (PREVIOUSLY PRESENTED) The apparatus according to claim 12, wherein said filter circuit further comprises:

a summation circuit configured to generate a filtered output signal by summing said digital signal, said first delayed signal and said shifted signal.

26. (PREVIOUSLY PRESENTED) The method according to claim 19, wherein step (B) further comprises the sub-step of:

summing said digital signal, said first delayed signal and said shifted signal to generate a filtered output signal.

27. (CANCELED)

28. (NEW) An apparatus comprising:

a sampler circuit configured to generate a digital signal in response to a pre-amplified signal;

a filter circuit configured to generate a track ID signal in response to said digital signal, wherein said filter circuit is configured (i) as a three-tap filter and (ii) to reject a DC offset error in said digital signal, wherein said filter circuit comprises (i) a first delay element configured to receive said digital signal and present a first delayed signal, (ii) a second delay element configured to receive said first delayed signal and present a second delayed signal, and (iii) a shift left circuit configured to receive said second delayed signal and present a shifted signal.